

Compal confidential BAP00 schematic document

Sky Lake-H platform with nVIDIA N17E-G1
Kaby Lake-H platform with nVIDIA N17E-G1
Kaby Lake-H platform with nVIDIA N17P-G0-B/N17P-G1-B
Rev: 1.0(A00) PVT
2016/09/05(BOM 2016/09/06)

@ : Nopop component
EMI@ / @EMI@ : EMI pop / unpop part
ESD@ / @ESD@ : ESD pop / unpop part
RF@ / @RF@ : RF pop / unpop part
CONN@ : Connector component
CMC@ : CMC debug
TBT@ : Thunderbolt
PD@ : Thunderbolt PD
SKL@ : Sky lake CPU
KBL@ : Kaby lake CPU
N17E@ : N17E-G1
N17P@ : N17P-G1-B / N17P-G0-B


PR8211 PR8211
34.8K 0402_1% 30K 0402_1%
SAMSUNG@ MICRON@

PR8215 PR8215
52.3K 0402_1% 68.1K 0402_1%
SAMSUNG@ MICRON@

DAX PCB DAX PCB
DAZ18F00100 DAZ18F00101
PCB 18F LA-B752P REV0 M/B 8 R1@ PCB 18F LA-B752P REV0 M/B 8 R3@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	Cover sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev
				Custom LA-D581P	0.4
				Date: Wednesday, September 07, 2016	Sheet 1 of 80

Block Diagram



Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x13
1	12K +/- 1%	0.347V	0.354V	0.360V	0x14 - 0x1E
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1F - 0x25
3	20K +/- 1%	0.541V	0.550V	0.559V	0x26 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3A
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3B - 0x45
6	43K +/- 1%	0.978V	0.992V	1.006V	0x46 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA4
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA45- 0xAF
13	240K +/- 1%	2.316V	2.329V	2.343V	0xB0 - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xBF
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC0 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD4
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD5 - 0xDD
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDE - 0xFF0
19	NC	3.000V	3.300V	3.300V	0xF1 - 0xFF

Voltage Rails

Power Plane	Description	S0	S3	S4 / S5
VIN	Adapter power supply	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A
B+	AC or battery power rail for power circuit	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF
+VCCGT	Sliced graphics power rail	ON	OFF	OFF
+0.6VS	DDR4 +0.6VS power rail for DDR terminator	ON	OFF	OFF
+1VALW	System +1VALW power rail	ON	ON	ON*
+1V_PCH_PRIM	System +1VALW power rail	ON	ON	ON*
+VCCIO	+1.0VS IO power rail	ON	OFF	OFF
+PEX_VDD	+1.0VS power rail for GPU	ON	OFF	OFF
+1.35VS_VGA	+1.35~1.55VS power rail for GPU	ON	OFF	OFF
+1.2V_DDR	DDR4 +1.2V power rail	ON	ON	OFF
+VCCST	+1.0V power rail for CPU	ON	ON	OFF
+VCCSTG	+1.0VS power rail for CPU	ON	OFF	OFF
+3VALW	System +3VALW always on power rail	ON	ON	ON*
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3V_PCH	+3VALW power for PCH DSW rails	ON	ON	ON*
+LAN_IO	+3VALW power for LAN power rails	ON	ON	ON*
+3VS	System +3VS power rail	ON	OFF	OFF
+1V8_AON	+1.8VS power rail for GPU	ON	OFF	OFF
+3V3_SYS	+3VS power rail for GPU	ON	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON*
+5VS	System +5VS power rail	ON	OFF	OFF
+RTC_CELL	RTC power	ON	ON	ON
+VCCSA	System Agent power rail	ON	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF

Vinafix.com

PCH-H, HM170

HSIO	USB3	PCIe	SATA3	Function
1	1			JUSB1,type A
2	2			JUSB3,type C
3	3			Caldera
4	4			JUSB2,type A
5	5			JUSB3,type C
6	6			
7	7	1		
8	8	2		
9	9	3		
10	10	4		
11		5		LAN
12		6		WLAN
13		7		
14		8		
15		9	0	JSSD1 M.2 2280 SATA PCIe x4
16		10	1	
17		11		
18		12		JSSD2 M.2 2280 SATA PCIe x4
19		13	0	
20		14	1	
21		15	2	
22		16	3	

Part No.	Name	BOM
431A3131L01	SKL I5 G1 DIS 6G	SKL@, N17E@ ,TBT@, PD@, CMC@, EMI@, ESD@, RF@, CONN@
431A3131L02	SKL I7 G1 DIS 6G	SKL@, N17E@ ,TBT@, PD@, CMC@, EMI@, ESD@, RF@, CONN@
431A3131L03	KBL I5 G1 DIS	KBL@, N17E@ ,TBT@, PD@, CMC@, EMI@, ESD@, RF@, CONN@
431A3131L04	KBL I7 G1 DIS	KBL@, N17E@ ,TBT@, PD@, CMC@, EMI@, ESD@, RF@, CONN@

Symbol Note :



Digital Ground





Analog Ground

USB2	Function
1	JUSB1(Powershare)
2	JUSB2
3	Caldera
4	ELC
5	Bluetooth
6	Touch screen
7	Camera
8	JUSB3
9	
10	
11	
12	
13	
14	

Board ID TABLE

ID	SKL	KBL
0	EVT	
1	DVT1	EVT
2	DVT1.1	
3	DVT2	
4	GC6	
5	MP	
6		DVT1
7		DVT2
8		DVT2.1/GC6
9		MP

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes list
				Size Document Number
				LA-D581P
				Rev 0.4
				Date: Wednesday, September 07, 2016
				Sheet 4 of 80






Security Classification		Compal Secret Data		Compal Electronics, Inc. CPU(1/7) DMI,PEG,DDI,EDP	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0
				Date:	Wednesday, September 07, 2016
				ISheet	7 of 80


D










PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition ★ 0: Lane Reversed









Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port ★ 0 : Enabled; An external Display Port device is connected to the Embedded Display Port





PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) ★00: x8,x4,x4 - Device 1 functions 1 and 2 enabled






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	CPU(5/7) +VCCSA,+VCCIO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D581P	Rev 0.4
				Date:	Wednesday, September 07, 2016
				Sheet	11 of 80



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU(6/7) +VCCGT	
Size	Document	Number	Rev	0.4	
Date:		Wednesday, September 07, 2016		Sheet	12 of 80





Vinafix.com


Compal Electronics, Inc.

Security Classification		Compal Secret Data		Title	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	CPU(7/7) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-D581P
				Rev	0.4
				Date:	Wednesday, September 07, 2016
				Sheet	13 of 80



Layout Note:
Place near JDIMM2.257,259




Layout Note:
Place near JDIMM2.255




Layout Note:
Place near JDIMM2




Vinafix.com










Security Classification	Compal Secret Data		Title	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	DDRD DIMMB STD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET OF INFORMATION SHALL NOT BE TRANSFERRED TO ANY OTHER PARTY OF THE COMPANY WITHOUT THE WRITTEN CONSENT OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number
			LA-D581P	
Date:			Wednesday, September 07, 2016	Sheet 15 of 80



PEG
NGFF1
NGFF2
Thunderbolt
LAN
WLAN
Caldera




PEG
NGFF1
NGFF2
Thunderbolt
LAN
WLAN
Caldera











Winbond ,W25Q128FVSIQ ,SA00005VV10
MXIC ,MX25L12873FM2I-10G ,SA000060300


Vinafix.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DETERMINED EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (2/7) CLK,SPI,PLTRST
Size	Document Number	Rev	0.4	
LA-D581P				
Date:	Wednesday, September 07, 2016	Sheet	17	of 80



PCH to DDR, XDP, FFS






Right side JUSB1


Left side USB3




Left side USB3

Caldera

Left side USB2







IN1_AEQ#, IN2_AEQ#
Automatic EQ disable internal pull down at ~150KΩ, 3.3V/O
L: Automatic EQ enable (default)
H: Automatic EQ disable

GPU

CPU


IN1_PEQ#, IN2_PEQ#
Programmable input equalization levels internal pull down at ~150KΩ, 3.3V/O
L: default, LEQ, compensate channel loss up to 11.5dB @ HBR2
H: HEQ, compensate channel loss up to 14.5dB @ HBR2
M: LLEQ, compensate channel loss up to 8.5dB @ HBR2

S1	OE	output	function
L	L	A=B1	DGPU
H	L	A=B2	IGPU
X	H		


Vinafix.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP MUX PS8331B
Size	Document	Version	Rev	0.4
Customer	LA-D581P		Date:	Wednesday, September 07, 2016
Sheet	24	of	80	

A diagram of a square loop with a red dot at the bottom center labeled $+3V_S$.




DV2
L03ESDL5V0CG3-2_SOT-523-3




@ESD@
DV4
TVNST52302AB0_SOT523-3

Camera power






Place close to JEDP


Security Classification		Compal Secret Data		Compal Electronics, Inc. eDP/camera/TS	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	LA-D581P Rev 0.4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	



Function	S	OE#
mini DP cable	L	L
mini DP dongle	H	L




M.2 2230 slot(type E)




For EC to detect debug card insert.

closed to pin 2, 4



closed to pin 64, 66



WLAN power control





[illegible][illegible]

The diagram illustrates the internal connections of a PCIE to SATA bridge. It is divided into three main sections: the PCIe controller interface on the left, the bridge chip pins in the center, and the SATA/SAS controller interface on the right.


- Left Section (PCIe Controller):** Shows various PCIe signals including `PCIE_PRX_DTX_N13`, `PCIE_PTX_DRX_N13`, `PCIE_PRX_DTX_N14`, `PCIE_PTX_DRX_N14`, `PCIE_PRX_DTX_N15`, `PCIE_PTX_DRX_N15`, `PCIE_PRX_DTX_N16`, and `PCIE_PTX_DRX_N16`. It also includes a clock signal `CLK_PCIE_N2` and a reset signal `M2_SLOT2_PDET` connected to a pull-up resistor `R365 10K_0402_5%`.
- Center Section (Bridge Chip):** Displays the bridge chip pins, labeled `JSSD2` at the top. Pins range from 1 to 75, including ground connections, peripheral functions like `PERPn3`, `PETn3`, and `PERn2`, and SATA/SATA-A signals like `PERn0/SATA-B+` and `PETn0/SATA-A+`.
- Right Section (SATA/SAS Controller):** Shows signals for the SATA/SAS interface, including `3.3VAUX`, `NC`, `DAS/DSS#`, `DEVSLP#`, `POIRST#`, `CLKREQ_PCIE#2`, and `SUSCLK`. It also indicates connections to `+3VS_SSD` and `GND`.





Connections are shown with solid lines and symbols like triangles (tri-state buffers), circles (pull-up/pull-down resistors), and 'X' marks (unconnected pins). Signal names are color-coded: red for PCIe signals, purple for SATA/SAS signals, and blue for power/ground signals.






Security Classification		Compal Secret Data	
Issued Date	2015/09/18	Deciphered Date	2016/09/18
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
LAN E2400		Rev 0.4	
Date		Wednesday, September 07, 2016	
Sheet		30 of 80	

















40 mils = For 4 ohm 3W Speaker
Close to UA1 Pin42,43,44,45









Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-R-
Speaker 4 ohm : 40 mil
Speaker 8 ohm : 20 mil

Security Classification	Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date	2014/09/08	Deciphered Date	2016/09/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, TRANSMITTED, OR IN ANY MANNER DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			ALC1309 LA-D581P	
			Size Document Number: Rev 0.4	
			Date: Wednesday, September 07, 2016 Sheet 32 of 80	






Close to Pin A4,A9,B4,B9




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Designed Date	2016/09/18	Ver	1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc	LA-D581P
				Rev	0.4
				Page	1 of 1







GigaDevice ,GD25Q80CSIGR ,SA000095R10
MXIC, MX25L8006EM2I-12G , SA000041000

+3.3V_F383 behavior


	S0	S3	S4	S5
AC IN (bat tery l o w)	ON	ON	ON	ON
AC IN (bat tery f ul l)	ON	ON	ON	OFF
BATT only	ON	ON	OFF	OFF



Touchpad LED circuit




To power board




To logo board

To touchpad module




KB Backlight


AD3 0
AD2 0
AD1 1
AD0 0






KB BL LED



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	KBBL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-D581P
				Date	Wednesday, September 07, 2016
				Sheet	39 of 80
				Rev	0.4




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/18	Designed Date	2016/09/18	Ver	NKRO KB
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND UNCLASSIFIED INFORMATION. IT IS TO BE KEPT STRICTLY CONFIDENTIAL AND NOT TO BE DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					
Drawn	LA-D58IP	Rev	64	Part	Wednesday, September 14, 2016 10:08 AM




Vinafix.com


Power ON circuit



20m ohm/6A per channel




+VCCST switch
4.4mohm/6A
 $TR=12.5\mu s @ V_{in}=1.05V$



- Main source
- 2nd source
- 3rd source
- 4th source

```
T SA00007XR00(SI C TPS22961DNYR V8 ON 8P LOADS WCH)
AC6 SA00008A800(SI C ACZ1334D-01 DF N 8P 9 NGL E LOADS W
E MC SA00008R600(SI C E M5201V DF NBX3 8P LOADS WCH)
APEC SA00006V300(SI C APE8939GNB DF N 8P LOADS WCH)
```

+VCCSTG switch
4.4mohm/6A
 $TR=12.5\mu s @ V_{in}=1.05V$




- Main source
- 2nd source
- 3rd source
- 4th source

```

TI SA00007XR00(SI C TPS22961DNVR V8 ON 8P LOADS WTC)
AC5 SA00008A800(SI C ACZ1334D-01 DF N 8P S NGLE LOADS W
E MC SA00008R600(SI C E M5201V DF NBX3 8P LOADS WTC)
APEC SA00006V300(SI C APE8939GNB DF N 8P LOADS WTC)

```


add for power down sequence





For meet tPLT17 & tCPU28 power down sequence.

For meet tPLT15 power down sequence(Un-Stuff)
tPLT15 : 1us (Max)

+1.2V_VCCPLL_OC switch
22mohm/4A
TR=520us@Vin=0.8V




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	DC/DC interface LA-D581P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Rev 0.4	
Date:				Wednesday, September 07, 2016	Sheet 45 of 80





HDMI 2.0


eDP




mini DP






	22uF	10uF	4.7uF	1uF	0.1uF
IFPx_IOVDD			2	4	
IFPx_PLLVDD	1			2	







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET OF DRAWING IS TO BE TRANSFERRED FROM THE CUSTOMER TO THE COMPETENT DIVISION OF THE CUSTOMER'S COMPANY AND DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Size Custom	Document Number LA-DS581P	Revision Rev. 04	
Date:	Wednesday, September 07, 2016	Sheet	49 of 80


	47uF	22uF	10uF	4.7uF	1uF	0.1uF
VID_PLLVDD	1		1			1
SP_PLLVDD		1				6
GPCPLL_AVDD						



Function	VROM_SEL
COM = NC	L
COM = NO	H



DGPU VBIOS ROM





Opti ms VB OS ROM


N17E VRAM	Strap0	Strap1	Strap2	Strap3	Strap4	Strap5	RAMCFG
SAMSUNG , K4G80325FB-HC25	L	L	L	H	L	L	0
MICRON , MT51J256M32HF-80-A	H	L	L	H	L	L	1
HYNIX , H5GQ8H24MJR-R4C	L	H	L	H	L	L	2


N17P VRAM	Strap0	Strap1	Strap2	Strap3	Strap4	Strap5	RAMCFG
SAMSUNG , K4G80325FB-HC28	L	L	L	H	L	L	0
MICRON , MT51J256M32HF-70-A	H	L	L	H	L	L	1
HYNIX , H5GQ8H24MJR-R0C	L	H	L	H	L	L	2
SAMSUNG , K4G41325FE-HC28	H	H	H	H	L	L	7
HYNIX , H5GQ4H24AJR-R0C	L	H	H	H	L	L	6


Security Classification	Compal Secret Data		Title	N17E-G1(6/6) strap pin,ROM
Issued Date	2015/09/18	Deciphered Date	2016/09/18	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C
				Document Number LA-D581P
				Rev 0.4
				Date: Monday, September 26, 2016
				Sheet 51 of 80














Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2016/09/18	Title	Thunderbolt (2/2)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Wednesday, September 07, 2016
				Sheet	57 of 80
				Rev	0.4
				LA-D581P	






```
Input Current: 7.5A
3.3V*10A/0.85/12V=2.23
5V*10A/0.85/12V=5.27
```



Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR-3.3VALWP/5VALWP	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-D581P Rev 0.3
				Date:	Wednesday, September 07, 2016
				Sheet	63 of 80

Input Current: 1A
 $1.2V \times 8.88A / 0.85 / 12V = 1$



```
1.2VP
TDC=7.66A
Ipeak=10.94A
OCP=13.12A
Switching Frequency: 285kHz
```

OVP: 110%~120%	
VFB=0.75V, Vout=1.2V	
	TYP MAX
H/S Rds (on) :	23.2mohm 27.8mohm
L/S Rds (on) :	13mohm 15.8mohm


Mode	Level	+0.6VSP	VTTREF_1.2V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off

Note: S3 - sleep ; S5 - power off



Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR-1.2VP/0.6VSP LA-D581P	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Wednesday, September 07, 2016 Sheet 64 of 80




+2.5V_MEM
 TDC 0.63A
 Peak Current 0.9A
 OCP Current 3.5A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	PWR +2.5V MEM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D581P	
				Date:	Wednesday, September 07, 2016
				Sheet	65 of 80
				Rev	0.3



Input 0.4A




+1.8VSP
TDC 2.26A
Peak Current 3A
OCP current 4A
FSW=1MHz
Choke DCR TYP MAX
0.045mohm , 0.059mohm


Input 0.7A


+1.0VS_VGAP
TDC 3A
Peak Current 3A
OCP current 6A
FSW=1MHz

$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-D581P	0.3
				Date:	Wednesday, September 07, 2016	Sheet 68 of 80








+NVVDD
470uF X 4
47uF_0805 X 2
22uF_0603 X 4
10uF_0603X 23
4.7uF_0603 X 9
1uF_0402 X 49



+NVVDD2
470uF X 3
22uF_0603_X5R X 7
1uF_0402 X 16


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	VGA DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D581P	
				Date:	Wednesday, September 07, 2016
				Sheet	72 of 80



Security Classification		Compal Secret Data		Title	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Docu	Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR_VCORE ISL95855	
				LA-D581P	
				Date: Wednesday, September 27, 2016 10:01 AM	


Input Current: 8.2A
1.5V*56A/0.85/12V=8.2

VCC_CORE
TDC PL2 :56A
Peak Current 68A
OCP Current 81.6A
DCR 0.66mohm +/-7%
Load Line 1.8mV/A




PR560,PR561 pin1 要接VCC
PR561,PR571 pin1 要接VCC
PR570,PR580 pin1 要接VCC


Input Current: 5.7A
1.5V*39A/0.85/12V=5.7



VCC_GT
TDC PL2 :39A
Peak Current 54A
OCP Current 64.8A
DCR 0.66mohm +/-7%
Load Line 2.65mV/A



VCC_SA
TDC PL2 :10A
Peak Current 11A
OCP Current 13.2A
DCR 7.4mohm typ
Load Line 9.1mV/A




+VCC_CORE



VCC_CORE
220uF X3
47uF_0805 X 4
22uF_0603 X 8
10uF_0402 X 3
1uF_0201 X 63

+VCCGT



VCC_GT
220uF X4
47uF_0805 X 6
22uF_0603 X 8
10uF_0402 X 3
1uF_0201 X 68

+VCCSA



VCC_SA
220uF X1
47uF_0805 X 1
10uF_0402 X 7
1uF_0201 X 3

Vinafix.com

Security Classification		Compal Secret Data		Title	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	PWR CPU DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				IA-D581P	
				Date	Wednesday, September 07, 2016
				Sheet	77 of 80
				Rev	0.3